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39A TIME-MULTIPLEXED SWITCHED-CAPACITOR CIRCUIT FOR
NEURAL NETWORK APPLICATIONS
I. INTRODUCTION
Two problems encountered with silicon implementation of neural
networks are realizing a useful number of "neurons" within an acceptable
chip area and providing sufficient interconnection of these neurons. The
brain contains 1010 to 1011 neurons, and each neuron is connected to 103
to 105 other neurons [1]. Although computation can be done with fewer
neurons, substantial numbers of fully connected neurons are needed to
perform useful functions. Typically, n neurons require n op-amps [2].
Also, since all neurons are active simultaneously, each of the n2 in-
terconnections must be effected with a physical line. This approach has
been implemented with several hundred neurons, but requires special
fabrication processes, and the number of neurons is limited by the area of
the interconnection matrix [3]. An alternative approach is to use
capacitors to model neurons and share the required amplifying circuitry,
such that one and only one capacitor is active at once, thereby requiring
only one op-amp and reducing the number of interconnections to n.
Since gates in present-day silicon technology switch roughly 106 times
faster than their biological counterparts, the time-sharing approach is
feasible for application to problems requiring real-time solutions, such as2
recognition and image processing. Time-multiplexing of silicon neural
network circuits has been suggested in [4] and [5], among others. Time-
multiplexing makes full interconnection easily attainable, at the expense of
reduced fault tolerance. Furthermore, multiplexing makes more efficient
use of relatively expensive interconnect lines, since these lines are inactive
most of the time in non-multiplexed applications.
The circuit described in this thesis is intended to serve as a co-
processor to a digital microprocessor. The microprocessor specifies
sample and update sequences, interconnection, and weighting factors.
Weighting factor adjustment associated with learning is therefore under
microprocessor control. A major advantage to this approach is the fact
that connectivity is completely programmable. Internal data processing is
analog, making the circuit a hybrid of digital and analog processing.
The full interconnection possible within this circuit could allow the
circuit to function as a neural network "layer," with layers connected
through multiple, circuits. Functionality has been demonstrated with
circuit level simulation and also with a breadboard circuit applying an
associative memory algorithm using weights of -1, 0, and 1.
Additionally, an integrated version of the circuit has been developed,
using a 2 micron double-metal double-poly p-well process from MOS
Implementation Services (MOSIS). Although associative memory can
easily be implemented with purely digital hardware, the algorithm is
useful for demonstrating the analog processing capabilities of the circuit.
This thesis will describe circuit operation, discuss limitations imposed by
non-ideal effects, and outline potential applications. General theory will
be presented first, followed by specific details of the breadboarded circuit3
and then of the integrated circuit. Throughout this thesis, the following
definitions/conventions are used:
state = voltage on capacitor Cni at the end of an update sequence
T-gate = parallel-connected n and p pass transistors
VT= transistor threshold voltage
neuron = storage capacitor to emulate biological neuron
op-amp = operational amplifier
mil = .001 inch
standard cell = a simple circuit building block which employs a
standardized set of wiring rules
route-through = signal passing through a standard cell unaffected4
II. CIRCUIT OPERATION
Individual biological neurons sum weighted inputs to establish their
excitation state. These inputs can be either negative or positive, for
inhibitory or excitatory action, respectively. Electrically, this summation
can be realized with a conventional integrator, or a switched-capacitor
integrator. The operation of the switched-capacitor integrator of Figure 1
has been shown to be unaffected by parasitic capacitances on nodes W,
X, and Y [6, p.277] for input Vin as shown. For circuit operation with
clock phases shown without parantheses, the output voltage can be
shown to be
Vout = -Cl /C2 Vin ( t-1) + Vote (t-1) (1)
In other words, the new output voltage is a weighted sample of the input
voltage subtracted from the previous output voltage. For clock phases as
shown inside the parantheses,
Vout = C//C2 Vin (t -1) + Vow (t -1) (2)
or a weighted sample of the input voltage added to the previous Vout
Consider the circuit of Figure 2. This capacitive weighting array
replaces Ci in Figure 1, thereby allowing multiple possible weighting
factors of Vin in equations (1) and (2). The Co capacitor to ground and
the switched capacitors 1, 2, 4, and 8 Co make this array binary
weighted, which results in a uniform distribution of possible weighting
factors, as shown in Figure 3. This type of circuit is commonly known as
a multiplying digital to analog converter (MDAC), and allows connection5
weights to be programmable. For this circuit, the capacitance of the entire
array was chosen equal to C2, or C2 = 16C0. Figure 4 presents the
modified integrator. Reference [7] proposed the binary weighted
capacitive array to emulate variable connection strengths, and [8] replaced
the inverter with an op-amp to obtain linear processing capabilities. The
novelty of the Figure 4 circuit is the multiple capacitors Cnias storage
elements, with element values being represented by the corresponding
voltage across that capacitor. Access to each Cni is time multiplexed. In
effect, nodes Y and Vow- can be considered the analog equivalent ofa
microprocessor data bus, since many elements share these nodes. Charge
is conserved on any C ni while ni is open and therefore theneuron state
does not change, regardless of events on nodes Y and Vow.Data
processing requires two distinct modes of operation: (1) initialization,
and (2) sequential sample and update. These modes and control circuitry
to implement these modes will be described.
Initialization
Storage elements Cni must be activated to their beginning values
before processing can occur. Initialization is accomplished by sequentially
accessing each Cni in phase with 02 while presenting the desired voltage
to the Vin node during 01. In the integrated circuit, the binary weighted
capacitive array at the integrator input acts as a 4 bit digital to analog
converter. This array and the op-amp saturation limits are sufficient to
approximate continuous, non-linear activation functions required for
analog parallel distributed processing [1, p. 47]. A resolution of 4 bits is6
generally believed to be sufficient to model biological neural processing
[9]. Figure 5 shows control signals for initialization of Cni, i= 03, with
arbitrarily chosen Vin values. As evident from this figure, during
initialization feedback switch SH is exactly out of phase with 02, to
maintain op-amp feedback. In this mode, the integrating op-amp is merely
transferring charge stored on the IVIDAC onto the respective neurons.
Sequential Sample and Update
A processing cycle consists of a non-destructive sample phase (01)
and an update phase (02), whereby V nj is altered by an amount
proportional to Vni,while leaving Vni unchanged. A complete sequence
for update of all Cni requires n2- ncycles (assuming no Cni is sampled
and updated to itself). This situation represents full interconnection
within the network. If less than full interconnection is required, the time
for an update sequence can be reduced, since interconnect is realized in
time instead of hardware. Consider now the addition of sample and hold
circuitry to temporarily store neuron values, as shown in Figure 6.
During the 01 phase, the integrator output voltage is driven onto sample
and hold circuitry. This voltage is held unaltered during the 02 phase. The
sample and hold allows the voltage of each sampled Cni to be presented
as the integration input voltage to each updated Cni during either 01 or 02
(and therefore subtraction or addition). The input capacitive array now al-
lows for a range of weighting factors w, -15/16 < w < 15/16. Figure 5
shows control signals for a 4 Cni update, implying the equations:
no(t) = 15/16n1 (t -1) + 15/16n2(t-1)-15/16n3(t-1) + no(t-1)ni (t) = 15/16no(t) - 15/16n2(t-1) + 15/16n3(t-1) + ni (t-1)
n2(t) = 15/16no(t) - 15/16ni(t) + 15/16n3(t-1) + n2(t- 1)
n3 (t) = -15/16no(t) + 15/16ni(t) - 15/16n2(t) + n3(t- 1 )
Note that time multiplexing results in storage element values being
a function of both present and previous states, depending on the update
order. Sample and update order is specified by the micro-controller. This
approach isreasonable, since most neural networks assume
asynchronous update.
In practice, the parasitic capacitance Cout develops significant
charge during the update phase. This charge is discharged into the op-
amp output through SH prior to the subsequent sample phase.
Control Circuitry
At the end of each Cni update, the output of the integrator is compared
to an arbitrary threshold voltage, which for applications explored so far
has been VDDI2. The comparator output (digital) is fed into a n-bit serial-
to-parallel shift register, where n is the total number of C ni. Figure 7
presents the complete circujt. Note that since only one Cni is active at any
one time, a decoder can be used to reduce the necessary Cni input control
signals from n to log2 n plus an enabling signal, which is required to
disable all Cni when SH is active.
Boundaries of the integrated circuit are shown by the dotted line. An
analog output from the processing stage is included to allow multiple
circuits to be connected together, but has not yet been utilized.8
Ensuring that the sample of Cni is precisely out of phase with the
update of Cni is particularly critical, since overlap during the high clock
state would allow charge transfer between Cni and overlap during the low
clock state would cause the op-amp to lose feedback. Therefore, a
parallel-in/parallel-out shift register was used to synchronize control
signals, as shown in Figure 7.9
III. LIMITATIONS
The feasability of this circuit for many applications can be measured
by the number of neurons that can be implemented without degrading
computational capabilities. Circuit performance is limited by four separate
non-ideal effects: parasitic capacitance, switch current leakage,op-amp
response, and clock skew. Each effect limits a different aspect of circuit
operation, and will be considered independently. Since processing
requirements for different applications vary widely, it is difficult to
quantify limiting factors exactly. The equations presentedare based only
on first-order effects, to serve as an estimate of circuit limitations.
Parasitic Capacitance
Parasitic capacitances exist between any nodes whichare physically in
close proximity. These parasitices need to be considered in the circuit
sections associated with the neuron capacitors. The model of Figure 8 is
used to analyze effects of coupling and clock feedthrough capacitances.
For a sample of C ni and update of C'if, conservation of charge analysis
implies that CB degrades the voltage Vni by an amount
AVnc = [03 /(Ci3 + Cni)] (Vout2 -V outl) (3)
where Voutl and Vout2 are sample and update output voltages,
respectively and AVnc is the change in neuron voltage due to parasitic
capacitance. In the breadboarded circuit, CB is the pin to pin package10
capacitance, and in the integrated cirtcuit, CB is the equivalent capacitance
of C source-bulk in series with Cbulk-drainEffects of parasitic capacitance
on the output node are reduced by discharging this capacitance through
feedback switch SH after every update cycle.
Likewise, for a sample of Cni
AVnc = [-Cii /(Cii + Cni )] (VDD -VSS ) (4)
Using a T-gate for the switch provides some cancellation of this parasitic
effect. Figure 9 is used to derive the modified equation
AVnc = [(C14Ci1)/(Ci4 + Cii + Cni )] (VDD -VSS ) (5)
However, since for the integrated circuit Cil and Ci4 are dominated by the
gate overlap capacitances C gson and Cgsop and the width of the p device
is roughly twice that of the n device, significant non-ideal effects remain.
Appendix 1 presents the derivation of equations (4) and (5). Using the
T-gate also allows full voltage levels to be passed, whereas a single n or
p pass transistor would limit the output swing to VDDVSSVT.
Assuming Ca >> Ci4,Ci5 the total voltage degradation becomes,
AVntota1=(n)(Ci4- Ci1)(11Cni)(VDD -VSS )
or
n=RAVntotal)AVDD -VSS )liCni)ACM-Ci1) (6)
Switch Current Leakage
Even while a particular neuron is not active, charge can leak through
the associated open switch. For a nominal reverse leakage current density
of 10 pA/mil2 [6, p. 472] and a source diffusion area of 50 gm2, the11
leakage current II is 0.8 pA. If the maximum acceptable error voltage is
50 mV, then from
q=// t=cv
t/Cn = Vai = 6.3 X 1010 sec/f
where t is total time for an update sequence. This relation indicates the
tradeoff between t and Cna longer time t requires a larger neuron
capacitance Cn.Cn = 10 pF therefore limits t to .63 sec. Since
t = (n2 - n) T, (7)
where T = cycle period, leakage current limits n, the number of C,1.
Op-amp Response
For applications requiring real-time processing (i.e., the complete
network must respond as fast as a biological network), the number of
neurons may be limited by how fast the op-amps can drive their
capacitive loads. Both the integrating op-amp and the buffering op-amp
(not shown) must be able to drive the output voltage from Vout(min) to
Vout(max) in T/2. This limitation sets the minimum cycle period T. For
the breadboard circuit, op-amp slew rate limits T. The integrated circuit
uses a non-slewing class-AB structure, soT is limited by the op-amp
bandwidth. From (7), it is seen thatt is directly proportional to T.
Assuming t = 10 milliseconds (roughly the processing speed of a
biological neuron) and T = .1 gseconds results in n=(t /7)1/2 = 300.12
Clock Skew
Although a register is used to synchronizeneuron control signals,
using a CMOS T-gate requires inverting each control signal forone side
of the T-gate. The small delay associated with this inversion results ina
brief time when two different neuron switchesare both on, allowing
charge to transfer directly from one neuron capacitor to another. Toa first
order, the resulting voltage degradation can be estimated by modeling the
switch (on) as a resistor R.
A Vns = (A qs/Cn) = (i s)(T s)(1n) = (V n1- V n2)(1 I R)(T s)(1 C n)
where Ts is the clock overlap time. Assuming Vni- Vn2= 5, R = 10 KO,
Cn = 10 pF, Ts = .5 ns yields a AVns = .025 volt. Total voltage
degradation is
A V nstotal = (AV ns )(2)(n - 1) (8)
since each neuron is accessed n- 1 times for sampling and n1 times for
updating. Using (8) and setting A Vnstotal = 5 would appear to limit n to
about 50. However, as will be discussed in the Integrated Circuit section,
certain improvements can be made to increase the maximumn to 500
1000.13
IV. BREADBOARD CIRCUIT
Because of the considerable time and effort involved with developing
an integrated circuit, a breadboard circuit was a useful method of more
easily verifying circuit functionality. The circuit simulator SPICE was
used to analyze small sections of the circuit, but run-time limitations made
it impractical for analyzing the complete circuit. Discrete digital and
analog components were used to implement the circuit of Figure 4.
Connections were made with 30 gauge wire-wrap. Although more
tedious to implement, wire-wrapping is superior to standard plug-in
breadboards in both reliability and stray capacitances. In the breadboarded
circuit, stray capacitances limited the MDAC to 1 bit, thereby allowing
weights of -1, 0, and 1. A total of 16 mica capacitors of 270 pF were
used as neurons. Capacitors with mica as the dielectric have a high
quality factor Q, meaning very low charge leakage, required for slow
circuit operation. Table 1lists the discrete components required.
Reference [10] gives electrical specifications for the switches and op-
amps. Supply voltages were ±12 volts for analog components and +5
and 0 volts for digital components. Functionality was demonstrated with
an auto-associative memory algorithm (to be described in the applications
section).
Since the analog circuitry directly drives the digital comparator, extra
circuitry was necessary to establish voltage level compatability. A simple
half-wave inverting rectifier with supply voltages of +5, -12 and a ground
reference voltage solved this problem, at the expense of clipping all14
all neuron voltage values above 0. This limitationwas acceptable for the
algorithm implemented.
Unfortunately, the parasitic capacitance Ci3 of Figure 8 was a
relatively large 3 pF. This large value was due to the fact that the signal
input pin is adjacent to the signal output pin in the switch component
(LF13331). Adjacent pins on an IC typically have a coupling capacitance
of 3-4 pF. Since Vout changes twice every cycle, or 2 (n2-n) = 480
times in a complete sequence, effects of Cj3 and Cj3 tend to dominate,
limiting the total number of updates and minimum Cn. Using equation
(3), this value of Cj3 limits the total number of switches to about 50,
assuming that the neuron voltage is allowed to degrade to 1/2 of its initial
value and that the output voltage is driven between the supply rails at each
switch. However, this last assumption is not realistic, and in fact good
success was obtained with complete interconnection (requiring 240
sample/update cycles).
Figure 10 presents a zone by zone layout diagram of the breadboarded
circuit. Figures 11 through 14 show the functional circuitry within the
zones. Inputs for circuit control are accessible through the 34 pin
connector of zone F. These inputs were driven by a Motorola 6809®
based controller board, which in turn was loaded from an IBM PC-ATO
compatible computer. Connection from the computer to the controller
board was with standard RS-232 cabling, and connection from the
controller board to the circuit board used ribbon cable. The speed of the
controller board limited a sample/update cycle to about 15 psec. See [11]
for a detailed description of circuit control.15
Light-emitting diodes (LED's) were used at the output as a simple but
effective means of displaying latched values of the serial to parallel shift
register. Resistors were included to provide current-limiting protection to
the LED's.16
V. INTEGRATED CIRCUIT
While the breadboard circuit was useful for proving basic
functionality, the limits imposed by parasitic capacitance required circuit
integration to realize a larger number of neurons. A block-diagram plot of
the Very Large Scale Integration (VLSI) circuit is shown in Figure 15 and
Table 2 lists the associated pinout. The circuit has a die size of 2230 X
2250 microns, and a core size of 1800 X 1800 microns. Although the
minimum polysilicon feature size is 2 microns for this process, all
transistor gates are at least 3 microns long, to allow operation at voltages
higher than 5 volts.The chip fabrication will be done by Orbit
Semiconductor®, through MOSIS. Circuit development consisted of
three phases: 1) simulation, 2) layout, and 3) verification. All three
phases were completed using Mentor Graphics® software running on an
Apollo® computer system. SPICE parameters for simulationwere
obtained by averaging measured parameters from two previous wafer lots
from Orbit®. These parameters are documented in Appendix 2. A block-
by-block description of the VLSI circuit and verification procedures
follows.
Multiplying Digital to Analog Converter (MDAC)
A circuit commonly employed to multiply an analog signal by a digital
(control) signal is detailed in Figure 2. The transfer function for this
circuit is17
1Vout/ Vin l= (I Ci)/(16 Cu),
where I Ci is the sum of the accessed capacitors. Note that
Wout / Vinlmax= 15/16.
Layout of the MDAC is shown is Figure 16. Capacitors are laid outas
sums of unit capactors in order to minimize effects from process
variations.In other words, variations in dielectric thickness, mask
alignment, and lateral etching should affect all capacitors roughly equally
since the capacitors are composed of sums of identical blocks.
Decoder
A static-logic 6-64 decoder was implemented with standard cell
inverters and 4 input NAND gates, as shown by the gate level diagram of
the input stage and 8 of the total 64 output stages of Figure 17. Note that
the circuit includes enabling signal G. Figure 18 shows a floorplan of cell
arrangement within the decoder. All 64 output signals are on the bottom
of the decoder block of Figure 15. This static logic approachwas used for
simplicity, but is very area inefficient.
Synchronization register
The simple gating latch of Figure 19 was used to synchronize the
control signals. As evident from the transistor level diagram of Figure
20, clocked inverters were used instead of T-gates to drive the storage
node. Large double inverters were used as clock drivers for this register
latch. Latches associated with the 64 neuron control lineswere laid out in18
a 2 X 32 array, and 8 other latches for miscellaneous control signals were
placed adjcacent to this array.
Storage cell (neuron)
Circuitry for individual capacitive neurons and access switches is
shown in Figure 21. Note that the switch is a fully complementary T-
gate. Figure 22 presents the layout. Neuron capacitance with linear C-V
characteristics is obtained in the region where polyl overlaps poly2. For
this process, typical polyl to poly2 capacitance is .5 fF/um2 [12],so an
overlap area of 8000 um2 results in a neuron capacitor of 4 pF. The 64
neurons were laid out in a 4 X 16 array. Since all control signals come
from the register above, the first neuron row included 3 route-
throughs/neuron, the second row 2 route-throughs/neuron, and the third
row 1 route-through/neuron. These control signals were routed away
from the capacitor. This pouting is not required by MOSIS design rules
[12], but done to minimize parasitic capacitive coupling. Ideally, the
capacitors would be arrayed as sums of unit capacitors, as in the MDAC,
but area constraints precluded that approach. However, the primary
consideration for accuracy is relative capacitor ratios and not absolute
values, so sufficient accuracy is achieved since all of the neuron
capacitors are the same size.19
Op-amps
All four op-amps use a class AB non-slewing structure, based directly
on work presented in [13]. The variable tail current and adaptively biased
output stages make this structure well suited for driving capacitive loads
with minimal settling time. Developmentwas done in three stages: 1)
biasing, 2) differential input, and 3) output circuitry. Figures 23 and 24
show the op-amp schematic and layout. Figure 25 gives the transient
SPICE output for a typical sample-update cycle. A load capacitor CL=
10 pF was included to prevent oscillation. Phase margin is definedas the
phase difference between the input signal and outputresponse at the
unity-gain frequency. Normally, a phase margin of 45° is sufficientto
guarantee stability. Figure 26 presents the frequency response of thisop-
amp.Note that high gain is achieved well above 1 MHz,so a
sample/update cycle time of 2 laseconds is practical. Open-loop small
signal gain is about 12,000 V/V.
Analog Mux
The analog multiplexor was implemented with 2 switches controlled
by signals of opposite polarity, so that onlyone signal path is active at a
time.Figures 27presents transistor schematic for the analog
multiplexor.20
Verification
The large amount of data involved with IC layout makes some sort of
automated checking almost mandatory. Two basic programs for data
checking were employed, both part of the DRACULA® software package
developed by ECAD®. Shell routines for calling these programs are
included in the Mentor Graphics® software package, and were run as
each block was completed and then used to verify integrity of the
complete chip. The first type was a Design Rule Check (DRC) and the
second was a Layout versus Schematic (LVS). A description of each type
of checking follows.
DRC
This program does layer by layer checks of the layout to ensure that
appropriate spaces and overlaps of each layer with respect to other layers
has been allowed. The actual spaces and overlaps required depend on
how masks are generated, the alignment of these masks, and details of the
IC processing itself.Therefore, a different technology file must be
generated for each process that an IC is to be fabricated in. The MOSIS
design rules [12] are intended to be scalable so future technology files can
be easily generated by simply multiplying each number by a scaling
factor. Figure 28 shows a graphical representation of the design rules for
this particular process, and Appendix 3 presents the DRACULA®
command file to implement these rules.21
LVS
All simulations are based on circuit schematics, so a comparison of
layout circuitry and schematics is essential. The program extracts circuit
information and connectivitiy data from the layout and compares this data
to the schematic, so this type of checking is especially useful for finding
errors in routing and functionality. Circuit elements and connectivity are
defined in the LVS DRACULA® command file, which is presented in
Appendix 4. Note that this file is technology dependent only for the
names of the layers involved, which allows easier transfer to new
technologies than DRC.
Possible improvements
Since the main focus of circuit integration was to prove feasability, not
optimize performance, certain improvements could be made. As evident
in Figure 15, the decoder consumes a significant fraction of the chip area.
Area efficiency could be improved by using dynamic logic for this part of
the circuit. Effects of clock skew could be minimized by adopting the
circuitry of Figure 29. By sizing inverters Q1- Q3 appropriately larger
than Q4- Q5, clock overlap could be reduced. Finally, increasing chip
size from (90 mil)2 to a realistic (300 mil)2 would allow placing
substantially more neurons on a chip. Convervatively assuming the same
neuron density of 85 milt /neuron would result in over a 1000
neurons/chip.22
VI. APPLICATIONS
Hopfield Associative Memory
The specific algorithm tested on the breadboard circuitwas the
Hopfield associative memory algorithm [14]. This algorithm is well
suited to the limitations imposed by the breadboarded circuit, namely
poor weight resolution and a limited number of neurons. In this algorithm
the network of n neurons stores m n-bit words, or memories, in the
symmetric weights between the neurons. The weight between two
neurons i and j, Wu, is determined by bits i and j of each of the memories.
If the bits are the same, 1 is added to Wu, and if they are different, 1 is
subtracted from Wu. Thus if bits i and j are the same in all m memories
Wu will be m. To look up a memory, a key is used which is sufficiently
close to one of the memories and the neurons are initialized to the corre-
sponding bits of the key. For a neuron i, the output Vi is determined by
ZWijVij >9i = >Vi =1
EWijVij<8i = >Vi =0
where ei is the threshold of the neuron. After a few updates of the
network, the neurons will usually converge to the memory which is
closest to the key. Hopfield found that for optimal recall, m should be
less than 0.15 n.
Since (16) (.15) = 2.4, the breadboarded circuit was tested with two
randomly generated memories. The weights, which for two memories23
must be -2, 0, or 2, were normalized by dividing them by two, so that
they fell between -1 and 1. Although the circuit performed well, it has
several differences from the Hopfield model. The capacitors which
represent the neurons store the sums of the products of weights and
inputs, or EIVij Vj, not the state of the neurons, Vi.Therefore, inputs to
the neuron may not be strictly 0 or 1, but range between ±2 (because the
op-amp saturates at ±10 V, and 5 V was chosen to represent a 1). This
greater range results in an amplification of the connections between
neurons, but does not usually lead to an incorrect state. The other
difference arises because of the saturation of the op-amp. Since the
summation of the weights and inputs to a neuron may result ina level
greater than 2 or less than -2, this sometimes leads to results which differ
from those of the Hopfield model. However, any physical circuit would
have this limitation. See reference [11] for a more complete description of
how this algorithm was implemented.
In all, 16 test cases were run. For 15 of these tests, all 16neurons
converged to the expected state. In the remaining test, the sole incorrect
neuron was updated late in the sequence, after significant cumulative
effect from equation (3). Therefore, it was concluded that the circuitwas
functioning properly.
Other Potential Applications
The circuit may be used to implement more complex models also.
Since the weights are stored in the controlling microprocessor, theymay
easily be changed during circuit operation in order to realize learning24
algorithms. The variable threshold may be used to change the threshold
function.
The factor limiting applications with the breadboarded circuit was the
number of neurons. For example, the well-known traveling salesman
problem requires k2 neurons to solve an k city problem, and the number
of unique solutions is (1/2)(k-1)!. A circuit with 16 neurons can therefore
only solve a 4 city problem, which has only 3 possible solutions.
However, the 64 neuron integrated circuit could be used to solve a much
more meaningful 8 city problem.
For multi-stage networks, the total number of neurons in the network
may well exceed n, the number of neurons on one chip. Since within a
chip, neurons may be easily connected, but from chip to chip neuron
interconnection is more difficult, circuit partitioning should minimize chip
to chip interconnection. If the number of neurons in the first and second
stages is less than n, the network may be divided between two chips. The
first chip could implement the first and second stages, and the second
chip could implement the second and third stages. The analog outputs of
the second stage neurons of the first chip could be used to initialize the
second stage neurons of the third stage. Thus the circuit could be
implemented at the cost of duplicating the second stage neurons.25
VII. CONCLUSION
A simple neural network circuit combining the concept of time
multiplexing with a switched-capacitor integrator approach has been
presented. Standard CMOS processing techniques can be used to
implement this circuit, which is a hybrid of digital and analog processing.
Benefits of this circuit include multiple storage elements for each
integrating amplifier and the allowance for full interconnection between
elements, implemented in time rather than in hardware. The MDAC
processing circuitry allows connectivity to be completely programmable.
Basic circuit analysis techniques have been applied to demonstrate
feasability of implementing at least 300 neurons/chip with real-time
response and about 1000 neurons/chip for non real-time response. As
technology improvements are made, both of these figures will increase.
Functionality has been demonstrated with breadboard circuit, and the
integrated circuit is currently being fabricated. Future work could involve
extending the number of storage elements per chip, increasing the number
of possible weighting factors, including an on-board digital
microcontroller for enhanced circuit performance, providing a digital to
analog converter to allow digital storage of threshold voltages, and
networking multiple chips together.V.
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Figure 8. Parasitic capacitance model
Figure 9. T-gate parasitic capacitance model32
Part No.Description Quantity
LF356 Wide-band JFET Op-amp 4
LF13331Quad JFET analog switch (±12) 7
7402 Quad NOR 1
7404 Quad inverter 4
74138 3-8 decoder with enable 2
LM302 Wide-band unity gain buffer 1
LM339 Voltage comparator 1
74164 8 bit serial- parallel shift register 1
74198 8 bit parallel-in/parallel-out shift register 5
4066 Quad analog switch (+5, 0) 4
7474 Dual D flip-flop 1
Light emitting diode (LED) 16
500 K2 current limiting resistor 16
10 ICS2 pull-down resistor 16
1000 pF mica capacitor for sample and hold 1
270 pF mica capacitor for neurons 16
270 pF mica capacitor for MDAC 1
Diodes for rectifier 2
4.5 KO resistors for rectifier 2
6 ICSI resistors for VT 2
Table 1. List of parts for breadboard circuit:
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Pin No. Name Pin No. Name
1 GND 21 VCC
2 UNUSED 22 VREF (VCC/2)
3 Al (MDAC Co) 23 UNUSED
4 A2 (MDAC 2Co) 24 VT
5 A3 (MDAC 4C0) 25 DIGITALOUT
6 VCC 26 GND
7 A4 (MDAC 8Co) 27 VBIAS1
8 SH 28 VBIAS2
9 (I)x 29 UNUSED
10 (i) 30 UNUSED
11 CLOCK 31 UNUSED
12 ANALOGIN (VIN) 32 N51 (TEST)
13 SEL 33 B (DEC_IN)
14 UNUSED 34 C (DEC_IN)
15 UNUSED 35 A (DEC_IN)
16 GND 36 VCC
17 UNUSED 37 F (DEC_IN)
18 UNUSED 38 G (DEC_IN)
19 UNUSED 39 D (DEC_IN)
20 ANALOGOUT 40 G (DEC_EN)
Table 2. Integrated circuit pinout.
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APPENDIX 1. Parasitic capacitance equation derivation
For the switch closed case, the model for parasitic capacitance can be
reduced to the circuit of figure Al.
VDD T
qaCii
Foutl = Vthl
VSS
Figure Al. Switch closed
This circuit implies the following equations,
qa = -(VDD Vnil) Cil
qb = Vni1 Cid
When the switch closes, the equivalent circuit becomes that of figure A2.
Vni2
Cni cii
v.ss MINIM
Figure A2. Switch open
From conservation of charge, the total charge remains the same.
ciccla += Vn2 (Cni + Cil)
Substituting,Vni2 (Cm + Cil)-(VDD Vnil) Cil + Vnii Cni
Vni2 = -(VDD Vnil) + Cni) + Vni 1 CniACi 1 + Cni)
AVne = Vni2 Vni= Ci 1/(Ci 1 + Cni) VDD
60
(4)
A similar procedure is followed in analyzing the fully complementary
T-gate of figure C. The model of figure A3 is used with the switchclosed,
VII
(la Cil
qb Cni Cizt
VSS
Figure A3. Switch closed
and with the switch open, the circuitcan be modeled with figure A4
VDD T
--1-Ci4
Vni2
...rCniT Cil
VSS
Figure A4. Switch open
implying the following equations,
(Vni- VDD)Cii + Vnil(Ci4+Cni) = (Vni2 VDD)Ci4Vni2(Cil+Cni)
Vni2(Ci1 +Ci4+Cni) = Cii Vni1Ci 1 VDD + Ci4VDD + CniVni 1+ Ci4Vni1
AVnc = Vni2 Vnii = VDD (C14Ci 1 )ACi 1 + Ci4 + Cni) (5)61
APPENDIX 2.SPICE parameters
.MODEL N10 NMOS LEVEL=2 LD=0.202970UTOX=394.000026E-10
+ NSUB=1.917E+16 VT0=0.971 KP=5.231000E-05GAMMA=0.914
+ PHI=0.6 U0=598 UEXP=0.148 UCRIT=77508.0
+ DELTA=1.89 VMAX=75124 XJ=0.250000U LAMBDA=0.262E-02
+ NES=1.749E+12 NEFF=1 NSS=1.000000E+12 TPG=1.000000
+ RSH=22.0001 CGDO=1.77E-10 CGS0=1.77E-10 CGB0=1.786E-10
+ CJ=4.10600E-04 MJ=0.44400 CJSW=3.560000E-10 MJSW=0.23800PB=0.76000
* Weff = Wdrawn - Delta_W
* The suggested Delta W is 0.27 um
.MODEL P06 PMOS LEVEL=2 LD=0.116U TOX=394.000026E-10
+ NSUB=8.33E+15 VTO =-0.81 KP=2.070000E-05 GAMMA=0.602
+ PHI=0.6 U0=237 UEXP=0.2472 UCRIT=62573.0
+ DELTA=0.102528 VMAX=47030 XJ=0.250000U LAMBDA=1.81230E-02
+ NES=.908E+12 NEEF=1.001 NSS=1.000000E+12TPG=-1.000000
+ RSH=73.30002 CGD0=10.32E-11 CW0=10.32E-11 CGB0=3.4461E-10
+ CJ=2.5200E-04 MJ=0.39300 CJSW=1.92400E-10 MJSW=-0.054600PB=0.49000
* Weff = Wdrawn - Delta _W
* The suggested Delta _W is 0.24 um62
APPENDIX 3.DRC command file
; DRC Command File for double Metal /double Poly CMOS Process
;TRANSLATE-PROCESS = //kevily/users/hansenl/des/pdf.bin
;TRANSLATE-INPUT= //kevily/users/hansenl/des/ho
;TRANSLATE-GO = yes
*DESCRIPTION
PRIMARY= HO
INDISK =\\INGDS2
OUTDISK = DRCOUT
PRINTFILE= DRCPRT
MODE =; EXEC NO
SYSTEM =GDS2
SCALE =0.01 MICRON
RESOLUTION=
=
=
0.25MICRON
YES
SMART
LISTERROR
KEEPDATA
*END
*INPUT-LAYER
CWP=8
CAA=14
CPG=15
CSP=5
CCP=18
CCA=16
CMF=12TEXT 50ATTACH = CMF
CVA=11
CMS=10
COG=9
CEL=3
CCE=4
XP =52
CONNECT-LAY =CWP PSRCDRN NSRCDRN CAA
*END
*OPERATION
AND CAA CSP PDIF
NOT CAA CSP NDIF
AND CPG NDIF NGATE
AND CPG PDIF PGATE
ORNGATE PGATE GATE
SIZE GATE BY 1 EXGATE
NOT CPG EXGATE FIELDP
NOT NDIF NGATE NSRCDRN
NOT PDIF PGATE PSRCDRN
NOT CAA GATE SRCDRN
AND PSRCDRN CWPPSUB
AND PSUB CCA PCONT
NOT NDIE CWP NSUB
AND NSUB CCA NCONT
CPG CMF CMS CEL XP
;DEFINE ACTIVE P REGION
;DEFINE ACTIVE N REGION
;DEFINE N GATES
;DEFINE P GATES
;GENERIC GATES
;DEFINE
;FIELD POLY
;DEFINE N SOURCE/DRAINS
;DEFINE P SOURCE/DRAINS
;GENERIC SOURCE/DRAINS
;DEFINE PWELL CONTACT
;DEFINE BULK CONTACTOE  ei7T7am  Immo  O'Z  I7  dS0  In 
OE  iiffiosa  Immo  O'Z  17  dSO  maim 
OE  mom  mama  O'T  Il  dS0  INODN  In 
oz  NTVDECI  Immo  O'T  17  asp  Irma  [z)  0N3 
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7VNOSEad  s.wir 
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VVD  =mod  DM 
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COD  2IVOd  DN3 
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OdD  HICUM 
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OE  VEZDITO  maIno  vs  Ia 
OE  zzam  mama  O'E  J1 
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dM0  ansN  In 
dM0  ransa  [Ibiza 
dM0  NUCIOUSd 
dM0  NECIDESN  L5.]  0N3 
VYD 
VVD  maim 
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*******(=Md)  ONIXD3RD  T  uaiwi  **************. 
SHOISISNYEI  N  amissa:  dM0  NUCIDHSN  OdD  ZIVON  [N)  Sow  IN344373 
SHOISISNVZI  d  aN133a:  Nuaaasa  pap  3IVOd  [dJ  sow  IN3140121 
003  AS  dX  SND  133NNOD 
VAD  AS  SND  awp  MO3NNOD 
300  AS  aWD  730  I0aNNO0 
INODd  AS  dM0  NUCDESd  ID3NNOD 
VDD  AS  VVD  3140  IDaNNOD 
VDO  AS  NuollassN  3140  IDaNNOD 
VOD  AS  NUOUDIISd  aWD  .102NNOD 
d00  AS  OdD  o  Loamoo 64
************ ***********************************
; **************LAYER 5 CHECKING (POLY CONT) ***
.***********************************************
WIDTH CCP LT 2.0 OUTPUT DRC5A130 AREA CCP RANGE0.0 3.9 OUTPUT DRC5B130
AREA CCP RANGE4.1 100 OUTPUT DRC5C130
* * * * * *THE FOLLOWING TWO RULES ARE FOR DENSER***
; * * * * * *CONTACT SPACING RULES (VERY INCOMPLETE) **
ENC [T] CCP CPG LT 1.0 OUTPUT DRC5A230
EXTCCP LT 2.0 OUTPUT DRC5A330
***********************************************
; **************LAYER 6 CHECKING (ACTIVE CONT) *
.***********************************************
WIDTH CCA
AREA CCA RANGE
AREA CCA RANGE
ENC [T] CCA CAA
EXTCCA
EXT [T] CCA PGATE
EXT [T] CCA NGATE
**************
WIDTH CMF
EXT CMF
ENC [T] CCA CMF
ENC [T] CCP CME
LT 2.0 OUTPUT
0.0 3.9 OUTPUT
4.1 100 OUTPUT
LT 1.0 OUTPUT
LT 2.0 OUTPUT
LT 2.0 OUTPUT
LT 2.0 OUTPUT
*********************************
LAYER 7 CHECKING (METAL1) *** ***
*********************************
LT 3.0 OUTPUT
LT 3.0 OUTPUT
LT 1.0 OUTPUT
LT 1.0 OUTPUT
**** **************** ***************************
; **************LAYER 8 CHECKING (VIA) *********
***********************************************
WIDTH CVA
AREA CVA
AREA CVA
EXT CVA
ENC [T] CVA CMF
EXT [T] CVA CPG
EXT [T] CVA CAA
EXT [T]CVA CCA
Err [T]CVA CCP
Err [T]CVA CCE
RANGE
RANGE
DRC6A130
DRC6B130
DRC6C130
DRC 6A230
DRC6A330
DRC6P430
DRC6N430
DRC7130
DRC7230
DRC7330
DRC7430
LT 2.0 OUTPUT DRC8A130 0.0 3.9 OUTPUT DRC8B130
4.1 100 OUTPUT DRC8C130
LT 3.0 OUTPUT DRC8230
LT 1.0 OUTPUT DRC8330
LT 2.0 OUTPUT DRC84A30
LT 2.0 OUTPUT DRC84B30
LT 2.0 OUTPUT DRC85A30
LT 2.0 OUTPUT DRC85B30
LT 2.0 OUTPUT DRC85C30;**************LAYER 9 CHECKING (METAL2) * * * * **
.**************
WIDTH CMS
EXTCMS
ENC [T] CVA CMS
.**************
WIDTH COG
ENC [T] COG CMS
ENC [T] COG CME
EXT [N] XP CMS
EXT [N] XP CMF
EXT [N] XP CPG
XP CAA
65
*********************************
LT 3.0 OUTPUT DRC91 30
LT 4.0 OUTPUT DRC92 30
LT 1.0 OUTPUT DRC93 30
*********************************
LAYER10CHECKING (OVERGLASS) **
*********************************
LT 88.0 OUTPUT DRC10130
LT 6.0 OUTPUT DR103A30
LT 6.0 OUTPUT DR103830
LT 30.0 OUTPUT DRC10430
LT 15.0 OUTPUT DR105A30
LT 15.0 OUTPUT DR105B30
LT 15.0 OUTPUT DR105C30
.***********************************************
WIDTH CEL
EXTCEL
ENC [T] CEL CPG
EXT [T] CEL CMS
EXT [T] CEL CCP
ENC [T] CCE CEL
.***************
.***************
WIDTH CCE
AREA CCE
AREA CCE
EXTCCE
EXT [T] CCE PGATE
EXT[T] CCE NGATE
*END
LAYER 11 CHECKING (ELECTRODE)**
********************************
LT 3.0 OUTPUT DRC111
LT 3.0 OUTPUT DRC112
LT 3.0 OUTPUT DRC113
LT 3.0 OUTPUT DRC114
LT 3.0 OUTPUT DRC115
LT 3.0 OUTPUT DRC116 ********************************
LAYER CCE CHECKING ************
********************************
LT 2.0 OUTPUT
RANGE 0.0 3.9 OUTPUT
RANGE 4.1 100 OUTPUT
LT 2.0 OUTPUT
LT 2.0 OUTPUT
LT 2.0 OUTPUT
30
30
30
30
30
30
DR12A130
DR12B130
DR12C130
DR12A330
DR12P430
DR12N43066
APPENDIX 4.LVS command file
; LVS Command File for double Metal /double Poly CMOS Process
;TRANSLATE-PROCESS
;TRANSLATE-INPUT
;TRANSLATE-GO
*DESCRIPTION
PRIMARY =HO
INDISK =\\INLVS
OUTDISK= LVSOUT
PRINTEILE =LVSPRT
MODE =EXEC NO
SYSTEM =GDS2
SCALE =0.01 MICRON
RESOLUTION =0.25MICRON
SCHEMATIC = LVSLOGIC
LISTERROR =YES
KEEPDATA=SMART
MODEL =MOS [N] , NCH MOS[P],PCH
*END
*INPUT-LAYER
= //kevily/Users/hansenl/des/pdfibin
= //kevily/users/hansenl/des/ho
= yes
CWP=8
CAA=14
CPG=15
CSP=5
CCP=18
CCA=16
CMF=12TEXT 50ATTACH = CMF
CVA=11
CMS=10
COG=9
CEL=3
CCE=4
CONNECT-LAY =CWP PSRCDRN NSRCDRN CPG
*END
*OPERATION
AND CAA CSP PDIF
NOT CAA PDIF NDIF
AND CPG NDIF NGATE
AND CPG PDIF PGATE
NOT NDIF NGATE NSRCDRN
NOT PDIF PLATE PSRCDRN
AND PSRCDRN CWPPCONT
AND CPG CEL PCAP
CMF CMS CEL
;DEFINE ACTIVE P REGION
;DEFINE ACTIVE N REGION
;DEFINE N GATES
;DEFINE P GATES
;DEFINE N SOURCE/DRAINS
;DEFINE P SOURCE/DRAINS
;DEFINE PWELL CONTACT
;POLY1-POLY2 CAP67
CONNECT CMF CPG BYCCP
CONNECT CMF PSRCDRN BYCCA
CONNECT CMF NSRCDRN BYCCA
CONNECT PSRCDRN CWP BYPCONT
CONNECT CEL CMF BYCCE
CONNECT CMF CMS BY CVA
ELEMENT MOS[P] PGATE CPG PSRCDRN ;DEFINE PTRANSISTORS
ELEMENT MOS[N] NGATE CPG NSRCDRN CWP ;DEFINE N TRANSISTORS
ELEMENT CAP[PP] PCAP CPG CEL ;POLY1-POLY2 CAP
PARAMETER CAP[PP] 5E-16
LVSCHK[X] PRINTLINE=100 WPERCENT=10LPERCENT=10
*END